

## AC-DC Converter with Internal HV Start-up Circuit


### General Description

The PN8273 consists of an integrated current mode Pulse Width Modulator (PWM) controller and high voltage start circuit, specifically designed for a high performance off-line converter with minimal external components.

PWM, PFM, Burst-mode operation and low consumption device help to meet the standby energy saving standards and achieve higher efficiency. Excellent EMI performance is achieved by frequency modulation and soft driver technique.

The PN8273 offers completed and excellent protections including Brown-in/out, AC Line OVP, external over temperature protection, Cycle-by-Cycle current limiting, over load protection.

### Package/Order Information



| Order codes | Package |
|-------------|---------|
| PN8273SS-P1 | SOP7    |
| PN8273SS-B1 | SOP7    |


### Features

- Internal HV Start-up Circuit
- Multi-mode Operation to Achieve Higher Efficiency
- No-load Consumption Power < 50mW @230VAC
- Proprietary Frequency Jitter for EMI
- VDD Operating Voltage Range 8~40V
- Adjustable AC Line Input Compensation
- Excellent Protection Coverage
  - ✧ Over Temperature Protection (OTP)
  - ✧ Brown-In/Out Protection
  - ✧ Output Over Voltage Protection
  - ✧ Cycle-by-cycle Over Current Protection (OCP)
  - ✧ Output Open/short Protection
  - ✧ Patented DMG Resistor Short Protection
  - ✧ Secondary Rectifier Short Protection
  - ✧ Over Load Protection (OLP)

### Applications

- Stand-by Power
- Open-frame SMPS
- Adaptor

### Typical Circuit



## Pin Definitions

| Pin Name | Pin Number | Pin Function Description                                                                  |
|----------|------------|-------------------------------------------------------------------------------------------|
| DMG      | 1          | Demagnetization pin. Input and output voltage detection by the voltage divider resistors. |
| FB       | 2          | Voltage feedback.                                                                         |
| CS       | 3          | Current sense input                                                                       |
| GND      | 4          | Ground                                                                                    |
| GATE     | 5          | Totem-pole gate drive output for the power MOSFET.                                        |
| VDD      | 6          | Positive supply voltage input                                                             |
| HV       | 7          | High voltage start pin. High voltage startup.                                             |

Note: HV cannot be connected to the positive terminal of high voltage electrolytic after Rectifier Bridge.


## Typical Power

| Part Number | Input Voltage          | Adapter <sup>(1)</sup> |
|-------------|------------------------|------------------------|
| PN8273      | 90-265 V <sub>AC</sub> | 120W                   |

Note:

1. Typical output power is tested in an adapter at 40 °C ambient temperature, with enough cooling conditions.

## Block Diagram



## Absolute Maximum Ratings

Supply voltage Pin VDD .....-0.3~43V  
 Pin FB, CS.....-0.3~6.5V  
 Pin DMG ( $I_{DMG} \leq 10mA$ ).....-1~6.5V  
 Pin GATE .....-0.3~15V  
 Pin HV .....-0.3~800V  
 Operating Junction Temperature .....-40~150°C

Storage Temperature Range.....-55~150 °C  
 Lead Temperature (Soldering, 10Secs).....260 °C  
 Package Thermal Resistance  $\theta_{JC}$  (SOP7).....40°C /W  
 HBM ESD Protection <sup>(1)</sup> .....±4kV  
 MM ESD Protection <sup>(2)</sup> .....300V

Note:

1. Test standard: JEDEC JS-001-2017.
2. Test standard: JESD22-A115C-2010.

## Electrical Characteristics


( $T_A = 25^\circ C$ ,  $V_{DD} = 15V$ , unless otherwise specified)

| PARAMETER                                          | SYMBOL           | CONDITIONS               | MIN. | TYP. | MAX. | UNIT    |
|----------------------------------------------------|------------------|--------------------------|------|------|------|---------|
| <b>HV Section</b>                                  |                  |                          |      |      |      |         |
| Break-down voltage                                 | $BV_{HV}$        | $I_{HV} = 250\mu A$      | 800  | 830  |      | V       |
| Start up charging current                          | $I_{HV}$         | $V_{DD} = V_{DDoff} - 1$ | 1    | 1.5  | 2    | mA      |
| Off-state current                                  | $I_{OFF}$        |                          | 5    | 18   | 30   | $\mu A$ |
| <b>HV Section - AC Line OVP</b>                    |                  |                          |      |      |      |         |
| HV OVP voltage                                     | $V_{OVP}$        | DC Level                 | 437  | 450  | 473  | V       |
| HV OVP hysteresis voltage                          | $V_{OVP\_hys}$   | DC Level                 |      | 40   |      | V       |
| <b>HV Section - Brown in/out</b>                   |                  |                          |      |      |      |         |
| Brown In voltage                                   | $V_{BNI}$        | $R_{hv} = 10k\Omega$     | 98   | 104  | 116  | V       |
| Brown In enabling duration                         | $Td_{BNI}$       |                          |      | 150  |      | $\mu s$ |
| Brown Out voltage                                  | $V_{BNO}$        |                          | 76   | 85   | 96   | V       |
| Brown Out enabling duration                        | $Td_{BNO}$       |                          | 90   | 135  | 200  | ms      |
| <b>VDD Supply Voltage Section</b>                  |                  |                          |      |      |      |         |
| VDD start up threshold                             | $V_{DDon}$       |                          | 17   | 18   | 19   | V       |
| VDD under voltage shutdown threshold               | $V_{DDoff}$      |                          | 7.0  | 8.0  | 9.0  | V       |
| VDD OVP Voltage                                    | $V_{DDovp}$      |                          | 38.0 | 40.5 | 43.0 | V       |
| VDD threshold for continuous work under BM         | $V_{hold-up}$    |                          | 7.5  | 9    | 10.5 | V       |
| <b>VDD Supply Current Section</b>                  |                  |                          |      |      |      |         |
| Operating supply current, switching                | $I_{VDD0}$       |                          | 1    | 1.5  | 3.0  | mA      |
| Operating supply current, under burst mode         | $I_{VDD1}$       |                          | 0.1  | 0.65 | 1.5  | mA      |
| Operating supply current, with protection tripping | $I_{VDD\_Fault}$ | After OVP                | 0.1  | 0.8  | 1.5  | mA      |
| <b>Oscillator Section</b>                          |                  |                          |      |      |      |         |
| Switching frequency                                | $F_{osc}$        |                          | 60   | 65   | 70   | kHz     |
| Burst mode frequency                               | $F_{osc\_BM}$    |                          | 20   | 24   | 28   | kHz     |
| Jitter frequency                                   | $F_{jitter}$     |                          | 24   | 30   | 36   | Hz      |
| Frequency modulation range                         | $\Delta F_{osc}$ |                          |      | ±6   |      | %       |


**Electrical Characteristics (Continued)**(T<sub>A</sub>= 25°C, VDD=15V, unless otherwise specified)

| PARAMETER                                                 | SYMBOL                | CONDITIONS | MIN. | TYP. | MAX. | UNIT   |
|-----------------------------------------------------------|-----------------------|------------|------|------|------|--------|
| <b>FB Section</b>                                         |                       |            |      |      |      |        |
| FB loop voltage                                           | V <sub>FB</sub>       |            | 4.8  | 5.2  | 5.4  | V      |
| FB short current                                          | I <sub>FB_SHORT</sub> |            | 0.14 | 0.2  | 0.26 | mA     |
| Maximum duty cycle                                        | D <sub>max</sub>      |            | 70   | 80   | 90   | %      |
| Green mode entry voltage                                  | V <sub>FB_PFM</sub>   |            | 2.3  | 2.5  | 2.7  | V      |
| Burst mode entry voltage                                  | V <sub>FB_BM_L</sub>  |            | 1.05 | 1.15 | 1.25 | V      |
| Burst mode ending voltage                                 | V <sub>FB_BM_H</sub>  |            | 1.15 | 1.25 | 1.35 | V      |
| OLP threshold voltage                                     | V <sub>th_OLP</sub>   |            | 4.1  | 4.4  | 4.7  | V      |
| OLP De-Bounce time                                        | T <sub>d_OLP</sub>    |            | 48   | 60   | 72   | ms     |
| <b>Current Sense Section</b>                              |                       |            |      |      |      |        |
| Soft-start time                                           | T <sub>SS</sub>       |            | 6.4  | 8    | 9.6  | ms     |
| Leading edge blanking time                                | T <sub>LEB</sub>      |            |      | 320  |      | ns     |
| Internal current limiting threshold voltage               | V <sub>th_OCP</sub>   |            | 0.72 | 0.75 | 0.78 | V      |
| Threshold voltage of secondary rectifier short protection | V <sub>DSP</sub>      |            |      | 1.1  |      | V      |
| De-Bounce time of SRCP                                    | T <sub>d_DSP</sub>    |            |      | 7    |      | Cycles |
| CS OTP threshold voltage                                  | V <sub>CSOTP</sub>    |            | 0.8  | 0.82 | 0.84 | V      |
| CS OTP De-Bounce time                                     | T <sub>d_CSOTP</sub>  |            |      | 48   |      | ms     |
| <b>DMG Section</b>                                        |                       |            |      |      |      |        |
| DMG OVP voltage                                           | V <sub>DMG_OVP</sub>  |            | 2.85 | 3    | 3.15 | V      |
| De-Bounce time of DMG OVP                                 | T <sub>d_DOVP</sub>   |            |      | 7    |      | Cycles |
| Minimum turn ON time                                      | T <sub>on_max</sub>   |            | 10   | 12   | 14   | us     |
| <b>GATE Section</b>                                       |                       |            |      |      |      |        |
| Output clamp voltage level                                | V <sub>clamping</sub> |            | 11   | 13   | 15   | V      |
| Output rising time                                        | T <sub>r</sub>        | CL=1000pF  |      | 130  |      | ns     |
| Output falling time                                       | T <sub>f</sub>        | CL=1000pF  |      | 40   |      | ns     |
| <b>Thermal Section</b>                                    |                       |            |      |      |      |        |
| Thermal shutdown temperature                              | T <sub>SD</sub>       |            | 130  | 145  |      | °C     |
| Thermal shutdown hysteresis                               | T <sub>HYST</sub>     |            |      | 30   |      | °C     |


Typical Characteristics




(a)  $BV_{HV}$  vs  $T_j$




(b)  $VDD_{otp}$  vs  $T_j$




(c)  $VDD_{on}$  vs  $T_j$



(d)  $VDD_{off}$  vs  $T_j$



(e)  $F_{osc}$  vs  $T_j$



(f)  $Vth\_OCP$  vs  $T_j$

## Functional Description

### 1. Start up


At start up, the internal high-voltage current source supplies the internal bias and charges the external VDD capacitor. When VDD reaches VDD<sub>on</sub>, the device starts switching and the internal high-voltage current source stops charging the capacitor. After start up, the bias is supplied from the auxiliary transformer winding.

### 2. Soft-start up

In the process of start up, the current of drain increases to maximum limitation step by step. As a result, it can reduce the stress of secondary diode greatly and prevent the transformer turning into the saturation state. Typically, the duration of soft-start is 8ms.

### 3. Oscillator

The switching frequency of PN8273 is internally fixed. The frequency is 65kHz. PFM operation helps to meet the standby energy saving standards and achieve higher efficiency. When FB is less than V<sub>FB\_PFM</sub>, the PN8273 enter PFM. Lighter the load, less the switching frequency. The minimum switching frequency is closed at Fosc\_BM.



The PN8273 enters burst-mode operation in order to minimize the power dissipation in standby mode. As the load decreases, the feedback voltage decreases. When the voltage on FB pin falls below V<sub>FB\_BM\_L</sub> (1.15V typically), the device enters burst mode and power MOSFET stops switching. It can be switched on again once the voltage on FB pin exceeds V<sub>FB\_BM\_H</sub>.


### 4. AC Line OVP (PN8273SS-P1)

PN8273 integrates input voltage detection module to realize AC Line OVP function. When the HV voltage is higher than V<sub>OVP</sub>, the GATE output will stop switching; when AC Line Voltage decreases, PN8273 detects that the HV voltage is less than V<sub>OVP</sub>-V<sub>OVP\_hys</sub>, and the GATE output will start switching again.

### 5. Brown-In/Out Protection (PN8273SS-B1)

The PN8273 features Brown-in/out function on HV pin. When HV < V<sub>BNI</sub>, GATE pin will remain off even when the VCC already reaches VDD<sub>on</sub>. It therefore forces the VDD hiccup between VDD<sub>on</sub> and VDD<sub>off</sub>. Unless the next VDD<sub>on</sub> is tripped and the line voltage rises over V<sub>BNI</sub>, GATE pin will

start switching. A hysteresis is implemented to prevent the false-triggering.



### 6. Gate driver

The internal power MOSFET in the PN8273 is driven by a dedicated gate driver for power switch control. A good tradeoff is achieved through the built-in totem pole gate design with proper output strength and dead time. The good EMI system design and low idle loss is easier to achieve with this dedicated control scheme.

### 7. Over Load Protection


Overload is defined as the load current exceeding a pre-set level due to an accident event as a fault. If FB exceeds V<sub>th\_OLP</sub> for more than T<sub>d\_OLP</sub> (de-bounce time of OLP), the protection circuit should be activated to protect the SMPS.

### 8. Internal Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the feedback voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.


### 9. Line Input Compensation

The PN8273 offers Line Input Compensation; this feature improves the power limit constant output. The PN8273 detects the input voltage across DMG pin and generate the compensated current. Thus the compensated current can be calculated as  $I_{LC} = K \cdot I_{DMG}$ , where K is the compensated coefficient.  $I_{LC}$  multiplied R3 equals the compensated voltage that can limit the pulse-by-pulse current.




## 10. Over Temperature Protection

Both an internal OTP circuit and an external OTP circuit are embedded inside the PN8273 to prevent the system from hot damage. If the temperature exceeds about 145°C, OTP fault is activated. Simultaneously, an NTC resistor is implemented to sense whether there is any hot-spot of power circuit. If the voltage exceeds the external OTP trip level  $V_{CS} > V_{CSOTP}$  (typical 0.8V), an internal counter has been added to prevent incorrect OTP detection. However, if  $Td_{CSOTP}$  of subsequent OTP events are detected, the external OTP protection is tripped.



## Typical Application




### Component Parameter and Layout Considerations:

1. VDD capacitor EC1 should be placed at the nearest place from the VDD pin and the GND pin.


Package Information

Package Information SOP7



- Notes:
- 1. This drawing is subjected to change without notice.
  - 2. Body dimensions do not include mold flash or protrusion

Tape and Reel Information



- Notes:
1. This drawing is subjected to change without notice.
  2. All dimensions are nominal and in mm.
  3. This drawing is not in scale and for reference only. Customer can contact Chipown sales representative for further details.
  4. The number of flange openings depends on the reel size and assembly site. This drawing shows an example only.

---

## Important Notice

Wuxi Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Wuxi Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Wuxi Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Wuxi Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.